内容发布更新时间 : 2024/5/2 20:06:24星期一 下面是文章的全部内容请认真阅读。

AD9959数据手册（部分）

GENERAL DESCRIPTION概述

The AD9959 consists of four direct digital synthesizer (DDS) cores that provide independent frequency, phase, and amplitude control on each channel. This flexibility can be used to correct imbalances between signals due to analog processing, such as filtering, amplification, or PCB layout-related mismatches. Because all channels share a common system clock, they are inherently synchronized. Synchronization of multiple devices is supported. The AD9959 can perform up to a 16-level modulation of frequency, phase, or amplitude (FSK, PSK, ASK). Modulation is performed by applying data to the profile pins. In addition, the AD9959 also supports linear sweep of frequency, phase, or amplitude for applications such as radar and instrumentation.

AD9959含有四个直接数字频率合成器（DDS），提供各通道独立的频率、相位和振幅控制。这种灵活性可以用来纠正信号之间的不平衡，这种不平衡是由于模拟处理，如滤波，放大，或PCB布局相关的不匹配导致。因为所有通道共用一个系统时钟，因此固有的同步。也支持多个设备的同步。AD9959可以执行16级频率、相位、振幅（FSK，PSK，ASK）调制，通过将数据传到配置引脚执行。此外，AD9959还支持频率、线性扫频、相位或振幅的应用，如雷达和仪表。

The AD9959 serial I/O port offers multiple configurations to provide significant flexibility. The serial I/O port offers an SPI- compatible mode of operation that is virtually identical to the SPI operation found in earlier Analog Devices, Inc., DDS products. Flexibility is provided by four data pins (SDIO_0/SDIO_1/ SDIO_2/SDIO_3) that allow four programmable modes of serial I/O operation.

AD9959的串行I/O端口提供了多种配置，提供显著的灵活性。串行I / O端口提供了一个SPI兼容的操作模式， SPI操作与较早的模拟设备公司DDS产品几乎相同。灵活性是通过四个数据引脚（sdio_0 / sdio_1 /sdio_2 / sdio_3）允许四可编程串行I/O操作模式来实现的。

The AD9959 uses advanced DDS technology that provides low power dissipation with high performance. The device incorporates four integrated, high speed 10-bit DACs with excellent wideband and narrow-band SFDR. Each channel has a dedicated 32-bit frequency tuning word, 14 bits of phase offset, and a 10-bit output scale multiplier.

AD9959采用先进的DDS技术，提供低高性能低功耗。该器件集成了四个高速10位DAC具有优良的宽带和窄带SFDR。每个通道有一个专门的32位频率调谐字，14位相位偏移，和一个10位幅度调节输出。

The DAC outputs are supply referenced and must be terminated into AVDD by a resistor or an AVDD center-tapped transformer. Each DAC has its own programmable reference to enable different full-scale currents for each channel. The DDS acts as a high resolution frequency divider with the REFCLK as the input and the DAC providing the output. The REFCLK input source is common to all channels and can be driven directly or used in combination with an integrated REFCLK multiplier (PLL) up to a maximum of 500 MSPS. The PLL multiplication factor is programmable from 4 to 20, in integer steps. The REFCLK input also features an oscillator circuit to support an external crystal as the REFCLK source. The crystal must be between 20 MHz and 30 MHz. The crystal can be used in combination with the REFCLK multiplier.

DAC的输出供给参考必须通过电阻接到AVDD或接到AVDD中心抽头变压器。每个DAC有自己的可编程参考，能提供各通道的不同满量程电流。REFCLK作为输入时，DDS核心作为一个高分辨率分频器，以DAC提供输出。REFCLK输入源对所有通道是一样的，可直接驱动或用于与一个集成的REFCLK乘法器组合（PLL），最高500 MSPS。PLL倍增因子可编程，从4到20的整数。REFCLK输入还可作为一个振荡器电路，支持外部晶振作为参考源。该晶振必须介于20兆赫和30兆赫。晶振可用于与REFCLK倍频组合。

The AD9959 comes in a space-saving 56-lead LFCSP package. The DDS core (AVDD and DVDD pins) is powered by a 1.8 V supply. The digital I/O interface (SPI) operates at 3.3 V and requires DVDD_I/O (Pin 49) be connected to 3.3 V. The AD9959 operates over the industrial temperature range of ?40°C to +85°C.

AD9959使用节省空间的56引脚LFCSP封装。DDS的核心（AVDD和DVDD引脚）由1.8 V供电。数字I / O接口（SPI）的工作在3.3 V，要求dvdd_I/O（引脚49）连接到3.3 V。AD9959可运行在超过工业温度范围的-40°C到85°C。

ABSOLUTE MAXIMUM RATINGS 绝对最大额定值

Table 2. 表2

Parameter参数 Rating 额定值 Maximum Junction Temperature 最大结温 150°C DVDD_I/O (Pin 49) 4 V AVDD, DVDD 2 V Digital Input Voltage (DVDD_I/O = 3.3 V)数字输入电压 ?0.7 V to +4 V Digital Output Current数字输出电流 5 mA Storage Temperature Range 存储温度 –65°C to +150°C Operating Temperature Range操作温度 –40°C to +85°C Lead Temperature (10 sec Soldering) 焊接温度 300°C θJA 21°C/W θJC 2°C/W

Table 3. Pin Function Descriptions引脚说明 I/O 14针 描述 引脚 助记符 3 MASTER_RESET I 6 高电平有效复位引脚；将使AD9959内部寄存器复位到缺省状态，如寄存器图和位描述部分的描述。 4 PWR_DWN_CTL I 4 外部电源控制（PDC） 40-43 P0-P3 I 1、3 用于调制(FSK,PSK,ASK)的数据引脚,启动/停止扫频累5、7 加器或用于输出幅度的斜坡上升或下降.数据同步于引脚SYNC_CLK (同步时钟 54脚).数据必需满足SYNC_CLK 设置和保持时间的要求;引脚的功能由数据配置说明位(PPC)控制(FR1[14:12]). 46 IO_UPDATE I 8 上升沿使I/O口缓冲中的数据传送到活动寄存器。数据同步于引脚SYNC_CLK (同步时钟 54脚). IO-_UPDATE必需满足SYNC_CLK 设置和保持时间的要求，以保证到DAC输出的数据有固定的延迟管道，否则，不确定有±1个同路时钟（SYNC_CLK）周期的数47 48 CS SCLK ——I I 10 12 据管道存在。最小的脉冲宽度是1个同步时钟周期。 低电平片选；允许多器件共用I/O总线。 50 SDIO_0 51 51 SDIO_1 SDIO_2 53 SDIO_3 I/O操作的串行数据时钟；数据位在SCLK的上升沿写入，在下降沿读取。 I/O 9 串行数据引脚 I/O 11、13 用于串行数据引脚或启动输出幅度的斜坡上升或下降 I/O 14 用于串行数据引脚或启动输出幅度的斜坡上升或下降；在单位或2位模式，此引脚用于SYNC_I/O。如果SYNC_I/O功能未使用，连接到地或逻辑0。在单位或者2位模式中，不要让此引脚浮地。 THEORY OF OPERATION 操作原理

DDS CORE DDS核心

The AD9959 has four DDS cores, each consisting of a 32-bit phase accumulator and phase-to-amplitude converter. Together, these digital blocks generate a digital sine wave when the phase accumulator is clocked and the phase increment value (frequency tuning word) is greater than 0. The phase-to-amplitude converter simultaneously translates phase information to amplitude information by a cos(θ) operation. The output frequency (fOUT) of each DDS channel is a function of the rollover rate of each phase accumulator. The exact relationship is given in the following equation:

AD9959有四个DDS内核，每个含32相位累加器和相位-幅度转换器。这些数字模块在一起产生数字正弦波，当相位累加器的时钟和相位增量值（频率调谐字）大于0。相位幅度转换器同时通过COS（θ）操作，转换相位信息到幅度信息。每个DDS通道输出频率（fout）是每个相位累加器的转换函数。确切的关系在下面的等式中给出：

FTW (fs)fout=

232where: fS is the system clock rate.

FTW is the frequency tuning word and is 0 ≤ FTW ≤ 231. 232 represents the phase accumulator capacity. 其中：

fs是系统时钟速率。

FTW是频率调谐字和0≤FTW≤231。 232表示相位累加器容量。

Because all four channels share a common system clock, they are inherently synchronized. 因为所有四个通道共用一个系统时钟，他们是本质同步的。

The DDS core architecture also supports the capability to phase offset the output signal, which is performed by the channel phase offset word (CPOW). The CPOW is a 14-bit register that stores a phase offset value. This value is added to the output of the phase accumulator to offset the current phase of the output signal. Each channel has its own phase offset word register. This feature can be used for placing all channels in a known phase relationship relative to one another.